FPGA Implementation of Throughput Increasing Techniques of the Binary Dividers

Izdanje: Naučna konferencija Uniteh 2010

Oblast: Computer Systems

Stranice: 397-401

Apstrakt:
This paper deals with the binary dividers. A few different binary division algorithms are realized along with well known techniques for throughput increasing. Dividers are described in VHDL hardware description language and implemented in Altera and Xilinx FPGA devices. After classification of the binary division algorithms, radix2 restoring and radix2 nonrestoring algorithms are described with more details. The techniques for speed increasing (parallelism and pipelining) are applied after. All architectures are finally implemented in FPGA device and their comparison was done from the standpoint of speed and size (percentage of FPGA resources).
Ključne reči: FPGA, VHDL, binary division algorithms
Priložene datoteke:

Preuzimanje citata:

BibTeX format
@article{article,
  author  = {B. Jovanović and M. Jevtić}, 
  title   = {FPGA Implementation of Throughput Increasing Techniques of the Binary Dividers},
  journal = {Naučna konferencija Uniteh 2010},
  year    = 2010,
  pages   = {397-401}}
RefWorks Tagged format
RT Conference Proceedings
A1 Bojan Jovanović
A1 Milun Jevtić
T1 FPGA Implementation of Throughput Increasing Techniques of the Binary Dividers
AD Naučna konferencija Unitech, Gabrovo, Bugarska
YR 2010
Unapred formatirani prikaz citata
B. Jovanović and M. Jevtić, FPGA Implementation of Throughput Increasing Techniques of the Binary Dividers, Naučna konferencija Unitech, 2010